etc/furnace
0
0
Fork 0
mirror of https://github.com/tildearrow/furnace.git synced 2024-12-04 18:27:25 +00:00
Code Issues Projects Releases Packages Wiki Activity
9292 commits 108 branches 189 tags 200 MiB
Commit graph

9292 commits

This branch
This branch
All branches
Author SHA1 Message Date
tildearrow
45eab67fd4 prepare more stuff 2024-08-13 04:10:03 -05:00
tildearrow
1bdcbf95d3 prepare a ROM export dialog 2024-08-12 23:20:08 -05:00
freq-mod
8e39d5ff8f part final please god 2024-08-12 19:26:20 +02:00
freq-mod
d1e198ddff part 4 2024-08-12 19:25:53 +02:00
freq-mod
aa225175a8 sample banks part 3 2024-08-12 19:23:52 +02:00
freq-mod
235a254458 sample banks part 2 2024-08-12 18:22:52 +02:00
LTVA1
a244282626 update po files... 2024-08-12 19:08:28 +03:00
freq-mod
dce4c9a4b2 sample bank import 2024-08-12 15:54:37 +02:00
LTVA1
46f1ae33c7 add cutoff and pulse width slides for C64, SID2 and SID3 
Also add clipping for ADSR, duty and cutoff when in instrument types you go SID3 -> SID2 or SID2 -> C64 or SID3 -> C64
 2024-08-12 16:54:26 +03:00
LTVA1
e0df55749a MOAR EFFECTS!! 2024-08-12 12:59:34 +03:00
tildearrow
7591b2ed6a Byte-Sized Bop 
by Someone64
 2024-08-12 04:10:44 -05:00
LTVA1
6417da27e9 add different clock speed, optimize channel processing, add quarter clock speed flag 2024-08-12 11:22:10 +03:00
tildearrow
535c2dde79 a 2024-08-11 15:42:42 -05:00
LTVA1
802f55a26e hide some settings in inst UI for wave channel, do sample reg writes interleaved with usual reg writes 2024-08-11 21:41:48 +03:00
AArt1256
8480e31430 upd1771c instrument colors yay 2024-08-11 17:38:06 +03:00
LTVA1
d38a2b4f37
Merge branch 'tildearrow:master' into SID3 2024-08-11 17:03:06 +03:00
LTVA1
65d65ef81e add phase invesrion for left/right channel and feedback 2024-08-11 16:47:49 +03:00
Background
035de0e767 opl the third 2024-08-11 12:52:06 +02:00
AArt1256
36c143deb0 added more support to upd1771c 2024-08-11 13:40:50 +03:00
AArt1256
f14ff25796 added basic uPD1771C support 2024-08-11 09:22:49 +03:00
tildearrow
8d005f7cbc fix Linux build 2024-08-10 22:49:22 -05:00
tildearrow
0325f9ed57 NO 2024-08-10 19:50:58 -05:00
tildearrow
148f49eb2b further preparations 2024-08-10 19:38:50 -05:00
tildearrow
a4aa408912 apvr eatavel eao rso jyrsovrs 
to-do:
- make an "exporting ROM" dialog with progress and all
- move TIunA export to the ROM export framework
- perhaps do the same with ZSM in the future?
 2024-08-10 19:25:01 -05:00
LTVA1
f5877abafe add distortion to wave channel as well... 2024-08-10 23:45:12 +03:00
LTVA1
845b36e3f2 throw in some shitty asymmetrical distortion (no, it's not 6581 SID distortion you want... sigh) 2024-08-10 22:49:39 +03:00
LTVA1
57f4f64bbb clarify 2024-08-10 15:32:05 +03:00
AArt1256
1863703203 added sample maps? 2024-08-10 14:43:48 +03:00
LTVA1
3206b39525 add filter mode macro, SID2 wave mix macro tips 2024-08-10 14:21:28 +03:00
tildearrow
48523add00 asfgdhk;lj 2024-08-10 02:16:30 -05:00
tildearrow
4fe3822a7e 32x32sam 2024-08-09 16:06:34 -05:00
tildearrow
1b535704d0 one more demo song 
poltvick
 2024-08-09 16:04:54 -05:00
tildearrow
a9130a1e88 two demo songs 
by:
- Crisps
- Molkirill
 2024-08-09 16:03:18 -05:00
AArt1256
cf6d485f4c quick change to make PCM channel mutable 2024-08-09 18:10:20 +03:00
AArt1256
37b58dbdb6 noise channel fixed 2024-08-09 16:17:33 +03:00
LTVA1
4ac2338cd7 sigh 6 2024-08-09 15:41:04 +03:00
LTVA1
6349f161eb sigh 5 2024-08-09 15:13:16 +03:00
LTVA1
37fc2ece2c fx fix 2024-08-09 14:33:34 +03:00
LTVA1
6bf391b4bc wavetables and samples for SID3! (unfinished) 2024-08-09 14:30:45 +03:00
AArt1256
4f0572ff66 why 2 2024-08-09 13:13:34 +03:00
AArt1256
7fa61a564c why 2024-08-09 13:09:06 +03:00
AArt1256
741d5d86c1 compiling issue fixed 2024-08-09 12:29:12 +03:00
tildearrow
a8cd10dd46 DivROMExport: new functions 
for threading...
 2024-08-09 04:27:18 -05:00
AArt1256
9b363eb04c fixed more bugs yay 2024-08-09 12:09:11 +03:00
AArt1256
6998bfe5cc fixed more bugs related to the sample channel 2024-08-09 11:52:28 +03:00
AArt1256
fc6e22cb83 fixed some bugs 2024-08-09 11:34:02 +03:00
AArt1256
5532965925 added some more stuff to supervision support 2024-08-09 09:57:35 +03:00
tildearrow
d44029647c TIunA export: possibly optimize 2024-08-09 00:30:16 -05:00
DevEd
d8aa07bbbb GB: enable VIN input to accomodate multiple chips on hardware 2024-08-08 17:38:10 -05:00
AArt1256
3e774ddb6f finally added DMA sample support and panning 2024-08-09 00:36:34 +03:00