Add JLCPCB PCB constraints
This commit is contained in:
parent
f970bc500a
commit
f2b0687bd9
|
@ -29,6 +29,19 @@
|
||||||
)
|
)
|
||||||
|
|
||||||
(setup
|
(setup
|
||||||
|
(stackup
|
||||||
|
(layer "F.SilkS" (type "Top Silk Screen"))
|
||||||
|
(layer "F.Paste" (type "Top Solder Paste"))
|
||||||
|
(layer "F.Mask" (type "Top Solder Mask") (thickness 0.01))
|
||||||
|
(layer "F.Cu" (type "copper") (thickness 0.035))
|
||||||
|
(layer "dielectric 1" (type "core") (thickness 1.51) (material "FR4") (epsilon_r 4.5) (loss_tangent 0.02))
|
||||||
|
(layer "B.Cu" (type "copper") (thickness 0.035))
|
||||||
|
(layer "B.Mask" (type "Bottom Solder Mask") (thickness 0.01))
|
||||||
|
(layer "B.Paste" (type "Bottom Solder Paste"))
|
||||||
|
(layer "B.SilkS" (type "Bottom Silk Screen"))
|
||||||
|
(copper_finish "None")
|
||||||
|
(dielectric_constraints no)
|
||||||
|
)
|
||||||
(pad_to_mask_clearance 0)
|
(pad_to_mask_clearance 0)
|
||||||
(grid_origin 173.99 96.52)
|
(grid_origin 173.99 96.52)
|
||||||
(pcbplotparams
|
(pcbplotparams
|
||||||
|
|
|
@ -48,7 +48,13 @@
|
||||||
"min_clearance": 0.508
|
"min_clearance": 0.508
|
||||||
}
|
}
|
||||||
},
|
},
|
||||||
"diff_pair_dimensions": [],
|
"diff_pair_dimensions": [
|
||||||
|
{
|
||||||
|
"gap": 0.0,
|
||||||
|
"via_gap": 0.0,
|
||||||
|
"width": 0.0
|
||||||
|
}
|
||||||
|
],
|
||||||
"drc_exclusions": [],
|
"drc_exclusions": [],
|
||||||
"meta": {
|
"meta": {
|
||||||
"filename": "board_design_settings.json",
|
"filename": "board_design_settings.json",
|
||||||
|
@ -98,21 +104,28 @@
|
||||||
"allow_blind_buried_vias": false,
|
"allow_blind_buried_vias": false,
|
||||||
"allow_microvias": false,
|
"allow_microvias": false,
|
||||||
"max_error": 0.005,
|
"max_error": 0.005,
|
||||||
"min_clearance": 0.0,
|
"min_clearance": 0.127,
|
||||||
"min_copper_edge_clearance": 0.024999999999999998,
|
"min_copper_edge_clearance": 0.3,
|
||||||
"min_hole_clearance": 0.25,
|
"min_hole_clearance": 0.25,
|
||||||
"min_hole_to_hole": 0.25,
|
"min_hole_to_hole": 0.5,
|
||||||
"min_microvia_diameter": 0.19999999999999998,
|
"min_microvia_diameter": 0.0,
|
||||||
"min_microvia_drill": 0.09999999999999999,
|
"min_microvia_drill": 0.0,
|
||||||
"min_silk_clearance": 0.0,
|
"min_silk_clearance": 0.0,
|
||||||
"min_through_hole_diameter": 0.3,
|
"min_through_hole_diameter": 0.3,
|
||||||
"min_track_width": 0.19999999999999998,
|
"min_track_width": 0.127,
|
||||||
"min_via_annular_width": 0.049999999999999996,
|
"min_via_annular_width": 0.25,
|
||||||
"min_via_diameter": 0.39999999999999997,
|
"min_via_diameter": 0.39999999999999997,
|
||||||
"use_height_for_length_calcs": true
|
"use_height_for_length_calcs": true
|
||||||
},
|
},
|
||||||
"track_widths": [],
|
"track_widths": [
|
||||||
"via_dimensions": [],
|
0.0
|
||||||
|
],
|
||||||
|
"via_dimensions": [
|
||||||
|
{
|
||||||
|
"diameter": 0.0,
|
||||||
|
"drill": 0.0
|
||||||
|
}
|
||||||
|
],
|
||||||
"zones_allow_external_fillets": false,
|
"zones_allow_external_fillets": false,
|
||||||
"zones_use_no_outline": true
|
"zones_use_no_outline": true
|
||||||
},
|
},
|
||||||
|
|
Loading…
Reference in New Issue