ryujinx-mirror/ARMeilleure
riperiperi d92fff541b
Replace CacheResourceWrite with more general "precise" write (#2684)
* Replace CacheResourceWrite with more general "precise" write

The goal of CacheResourceWrite was to notify GPU resources when they were modified directly, by looking up the modified address/size in a structure and calling a method on each resource. The downside of this is that each resource cache has to be queried individually, they all have to implement their own way to do this, and it can only signal to resources using the same PhysicalMemory instance.

This PR adds the ability to signal a write as "precise" on the tracking, which signals a special handler (if present) which can be used to avoid unnecessary flush actions, or maybe even more. For buffers, precise writes specifically do not flush, and instead punch a hole in the modified range list to indicate that the data on GPU has been replaced.

The downside is that precise actions must ignore the page protection bits and always signal - as they need to notify the target resource to ignore the sequence number optimization.

I had to reintroduce the sequence number increment after I2M, as removing it was causing issues in rabbids kingdom battle. However - all resources modified by I2M are notified directly to lower their sequence number, so the problem is likely that another unrelated resource is not being properly updated. Thankfully, doing this does not affect performance in the games I tested.

This should fix regressions from #2624. Test any games that were broken by that. (RF4, rabbids kingdom battle)

I've also added a sequence number increment to ThreedClass.IncrementSyncpoint, as it seems to fix buffer corruption in OpenGL homebrew. (this was a regression from removing sequence number increment from constant buffer update - another unrelated resource thing)

* Add tests.

* Add XML docs for GpuRegionHandle

* Skip UpdateProtection if only precise actions were called

This allows precise actions to skip reprotection costs.
2021-09-29 02:27:03 +02:00
..
CodeGen Optimize HybridAllocator (#2637) 2021-09-29 01:38:37 +02:00
Common Reduce JIT GC allocations (#2515) 2021-08-17 15:08:34 -03:00
Decoders Implement MSR instruction for A32 (#2585) 2021-08-27 00:07:44 +02:00
Diagnostics Reduce JIT GC allocations (#2515) 2021-08-17 15:08:34 -03:00
Instructions Use normal memory store path for DC ZVA (#2693) 2021-09-29 01:21:30 +02:00
IntermediateRepresentation Optimize HybridAllocator (#2637) 2021-09-29 01:38:37 +02:00
Memory Replace CacheResourceWrite with more general "precise" write (#2684) 2021-09-29 02:27:03 +02:00
Signal Replace CacheResourceWrite with more general "precise" write (#2684) 2021-09-29 02:27:03 +02:00
State Implement a "Pause Emulation" option & hotkey (#2428) 2021-09-11 22:08:25 +02:00
Translation Use normal memory store path for DC ZVA (#2693) 2021-09-29 01:21:30 +02:00
Allocators.cs Reduce JIT GC allocations (#2515) 2021-08-17 15:08:34 -03:00
ARMeilleure.csproj infra: Migrate to .NET 5 (#1694) 2020-11-15 19:27:15 +01:00
Optimizations.cs Add multi-level function table (#2228) 2021-05-29 18:06:28 -03:00
Statistics.cs Suppress warnings from fields never used or never assigned (CS0169 and CS0649) (#919) 2020-04-21 07:59:59 +10:00