4 commits

Author	SHA1	Message	Date
gdkchan	b4a1cfde10	Add SMULL (vector), USHR (scalar), FCCMPE, FNMSUB, fixed a some instructions	2018-02-20 14:39:03 -03:00
gdkchan	1c44d9f66d	Fix for some SIMD issues	2018-02-18 01:57:33 -03:00
gdkchan	595e7ee588	Add FCVTAS and FCVTAU instructions	2018-02-17 18:59:37 -03:00
gdkchan	161193e113	CPU refactoring - move SIMD (scalar and vector) instructions to separate files by category, remove AILConv and use only the methods inside SIMD helper to extract/insert vector elements	2018-02-17 18:06:11 -03:00